Comparison study of the future logic device candidates for under 7nm era

Comparison study of the future logic device candidates for under 7nm era

썸네일 Challenge 애게서 업로드 하였습니다. 17. 8. 10 오전 11:19
평균 (0 투표)
Future logic device over the FinFET generation requires a complete electrostatics and transport characteristic for low-power and high-speed operation as extremely scaled devices. Silicon, Germanium and III-V based nanowire-based MOSFET devices and few-layer TMDC (Transition metal dichalcogenide monolayers) based multi-gate devices have been brought attention from device engineers due to those excellent electrostatic and novel device characteristic. In this study, we simulated ultrascaled Si/Ge/InAs gate-all-around nanowire MOSFET and MoS2 TMDC based DG MOSFET and TFET device by tight-binding NEGF method. As a result, we can find promising candidates of the future logic device of each channel material and device structures.
경진대회: 나노물리 나노물리 » 5회 경진대회
태그: tb_em_negf
1 Of 4
코멘트
아직 코멘트가 없습니다. Please sign in to comment.

버전 1.2

EDISON Test가 마지막으로 수정함
17. 8. 29 오후 1:35
상태: 승인됨
Future logic device over the FinFET generation requires a complete electrostatics and transport characteristic for low-power and high-speed operation as extremely scaled devices. Silicon, Germanium and III-V based nanowire-based MOSFET devices and few-layer TMDC (Transition metal dichalcogenide monolayers) based multi-gate devices have been brought attention from device engineers due to those excellent electrostatic and novel device characteristic. In this study, we simulated ultrascaled Si/Ge/InAs gate-all-around nanowire MOSFET and MoS2 TMDC based DG MOSFET and TFET device by tight-binding NEGF method. As a result, we can find promising candidates of the future logic device of each channel material and device structures.
다운로드 (1.2MB) URL 또는 Webdav URL 가져오기
버전 히스토리
버전 날짜 크기  
1.2 3 년 전 1.2MB
1.1 3 년 전 984k
1.0 3 년 전 1.2MB